SlugAtlasUC Santa Cruz

CSE 100Logic Design

5 creditsUndergraduateStudent Option

Boolean algebra, logic minimization, finite-state machine design, sequential circuits, common logic elements, programmable logic devices, and an introduction to system level design. The electrical behavior of circuits including three state outputs, propagation delay, logic levels, and fanout.

Prerequisites

Prerequisite(s): CSE 12; previous or concurrent enrollment in CSE 100L is required.

  • Concurrent enrollment in CSE 100L is required.
  • Enrollment restricted to Computer Engineering, Electrical Engineering, and Robotics Engineering majors during First Pass and Second Pass enrollment.

Find a section and add it to your scheduleLive seat counts, time-conflict checks and the walk from your previous class.

When it runs

Winter 2027Open Winter 2027

SectionTypeWhenWhereInstructorSeats
01Lecture
Mon Wed Fri 1:20pm–2:25pm
J Bask Aud 101D. RichmondOpen 0/170

Fall 2026Open Fall 2026

SectionTypeWhenWhereInstructorSeats
01Lecture
Mon Wed Fri 1:20pm–2:25pm
J Bask Aud 101StaffWait List 167/0

Spring 2026Open Spring 2026

SectionTypeWhenWhereInstructorSeats
01Lecture
Mon Wed Fri 2:40pm–3:45pm
Media Theater M110D. RichmondClosed 157/0

Winter 2026Open Winter 2026

SectionTypeWhenWhereInstructorSeats
01Lecture
Mon Wed Fri 1:20pm–2:25pm
J Bask Aud 101D. RichmondClosed 153/0

Fall 2025Open Fall 2025

SectionTypeWhenWhereInstructorSeats
01Lecture
Mon Wed Fri 2:40pm–3:45pm
J Bask Aud 101M. HuttonClosed 153/0

Who teaches it

InstructorRatingDifficultyWould take againReviews
Dustin Richmond4.6 / 53.4 / 569%10

From RateMyProfessors, which is student-submitted and not a survey. Small review counts move a long way on one bad quarter.

SlugAtlas is a student project and is not affiliated with, endorsed by, or operated by UC Santa Cruz. Course data is a snapshot of the public class search; myUCSC is authoritative for enrolment.