CSE 125Logic Design with Verilog
Verilog digital logic design with emphasis on ASIC and FPGA design. Students design and verify large-scale systems. Assignments and project use the Verilog Hardware Description Language with emphasis on verification and high-frequency ASIC/FPGA targets. May be taught in conjunction with CSE 225. Students cannot receive credit for both courses.
Prerequisite(s): CSE 100 and CSE 100L and CSE 120.
- Taught in conjunction with CSE 225
Find a section and add it to your scheduleLive seat counts, time-conflict checks and the walk from your previous class.
When it runs
Fall 2026Open Fall 2026
| Section | Type | When | Where | Instructor | Seats |
|---|---|---|---|---|---|
| 01 | Lecture | Mon Wed Fri 1:20pm–2:25pm | Steven Acad 150 | D. Richmond | Wait List 106/120 |
Fall 2025Open Fall 2025
| Section | Type | When | Where | Instructor | Seats |
|---|---|---|---|---|---|
| 01 | Lecture | Mon Wed Fri 1:20pm–2:25pm | Thim Lecture 001 | D. Richmond | Closed 97/103 |
Who teaches it
| Instructor | Rating | Difficulty | Would take again | Reviews |
|---|---|---|---|---|
| Dustin Richmond | 4.6 / 5 | 3.4 / 5 | 69% | 10 |
From RateMyProfessors, which is student-submitted and not a survey. Small review counts move a long way on one bad quarter.
SlugAtlas is a student project and is not affiliated with, endorsed by, or operated by UC Santa Cruz. Course data is a snapshot of the public class search; myUCSC is authoritative for enrolment.