CSE 127BChip Design Capstone II
Second of a two-course sequence in VLSI system design. Students implement and validate the chip projects specified in the first course, focusing on synthesis, place-and-route, IP integration, timing closure, and sign-off. Emphasis is placed on hands-on design work, debugging, and meeting tape-out requirements. The course culminates in a formal report and public oral presentation. Chips may be fabricated depending on funds available.
Prerequisite(s): CSE 127A; and CSE 122 or CSE 222A.
Find a section and add it to your scheduleLive seat counts, time-conflict checks and the walk from your previous class.
When it runs
Spring 2026Open Spring 2026
| Section | Type | When | Where | Instructor | Seats |
|---|---|---|---|---|---|
| 01 | Laboratory | Tue Thu 3:20pm–4:55pm | R Carson Acad 252 | M. R. Guthaus | Open 37/40 |
Who teaches it
| Instructor | Rating | Difficulty | Would take again | Reviews |
|---|---|---|---|---|
| Matthew Guthaus | 2.8 / 5 | 3.9 / 5 | 42% | 24 |
From RateMyProfessors, which is student-submitted and not a survey. Small review counts move a long way on one bad quarter.
SlugAtlas is a student project and is not affiliated with, endorsed by, or operated by UC Santa Cruz. Course data is a snapshot of the public class search; myUCSC is authoritative for enrolment.